Verilog HDL Design Examples  book cover
1st Edition

Verilog HDL Design Examples

ISBN 9781138099951
Published October 13, 2017 by CRC Press
655 Pages

SAVE ~ $37.00
was $185.00
USD $148.00

Prices & shipping based on shipping country


Book Description

The Verilog language provides a means to model a digital system at many levels of abstraction from a logic gate to a complex digital system to a mainframe computer. The purpose of this book is to present the Verilog language together with a wide variety of examples, so that the reader can gain a firm foundation in the design of the digital system using Verilog HDL. The Verilog projects include the design module, the test bench module, and the outputs obtained from the simulator that illustrate the complete functional operation of the design. Where applicable, a detailed review of the theory of the topic is presented together with the logic design principles—including: state diagrams, Karnaugh maps, equations, and the logic diagram. Numerous examples and homework problems are included throughout. The examples include logical operations, counters of different moduli, half adders, full adders, a carry lookahead adder, array multipliers, different types of Moore and Mealy machines, and arithmetic logic units (ALUs).

Table of Contents


Chapter 1 Introduction to Logic Design Using Verilog HDL

1.1 Language Elements

1.2 Expressions

1.3 Modules and Ports

1.4 Built-In Primitives

1.5 User-Defined Primitives

1.6 Dataflow Modeling

1.7 Behavioral Modeling

1.8 Structural Modeling

1.9 Tasks and Functions

1.10 Problems

Chapter 2 Combinational Logic Design Using Verilog HDL

2.1 Number Systems

2.2 Boolean Algebra

2.3 Logic Equations

2.4 Multiplexers

2.5 Comparators

2.6 Programmable Logic Devices

2.7 Additional Design Examples

2.8 Problems

Chapter 3 Sequential Logic Design Using Verilog HDL

3.1 Introduction

3.2 Synchronous Sequential Machines

3.3 Asynchronous Sequential Machines

3.4 Pulse-Mode Asynchronous Sequential Machines

3.5 Problems

Chapter 4 Computer Arithmetic Design Using Verilog HDL

4.1 Introduction

4.2 Fixed-Point Addition

4.3 Fixed-Point Subtraction

4.4 Fixed-Point Multiplication

4.5 Fixed-Point Division

4.6 Arithmetic and Logic Unit

4.7 Decimal Addition

4.8 Decimal Subtraction

4.9 Decimal Multiplication

4.10 Decimal Division

4.11 Floating-Point Addition

4.12 Floating-Point Subtraction

4.13 Floating-Point Multiplication

4.14 Floating-Point Division

4.15 Problems

Appendix A Event Queue

Appendix B Verilog Project Procedure

Appendix C Answers to Select Problems


View More



Joseph Cavanagh received his Bachelor of Science in Electrical Engineering from Indiana Institute of Technology and his Master of Science from Santa Clara University. He spent twenty-two years teaching in the Department of Computer Engineering at Santa Clara University. Prior to that, he taught in the Computer Engineering Department at San Jose State University. Currently, he is an Associate Professor in the Department of Electrical Engineering at Cogswell Polytechnical College, where he has been for the past twelve years. Additionally, he has over two decades of experience designing computing equipment—including arithmetic processors, instruction fetch units, and peripheral control units—for such companies as International Business Corporation, Amdahl Corporation, and Digital Equipment Corporation. Joseph Cavanagh is a member of IEEE, IEEE Computer Society, Tau Beta Pi, and the author of six publications.


"This book is an invaluable introduction to the theory of hardware design for any Computer Systems Engineering program."
Kyle D. Gilsdorf, Arizona State University, USA

"Professor Cavanagh is a unique technical writer capable of educating the novice to professional technician. His work provides complete examples and clear succinct descriptions. His textbooks are a timepiece reference that can be easily referenced when the need arises.
Geri Lamble, Foothill College, California, USA

"As a design engineer working in industry with 20+ years’ experience, Verilog HSD has become the predominant language of choice for designing chip. There are many text books that teach Verilog HDL. Some provide good logic design examples. This text book, however, is rich in examples. As such, this would be the book I’d first reference if the need arises."
Steven Midford, Engineer